





3/64
NS | S
Monitor | 86












Fig. 9






Fig. 10








Fig. 13A




Fig. 12




Fig. 13B

Exception	Vector offse	ets Corresponding mode
Reset	0x00	Supervisormode
Under	0x04	Monitor mode / Unlast mante
SWI	0x08	Supervisor mode Monitor mal
Prefetch abort	0x0C	Abort rade Manitor mode
Data abort	0x10	Abort mode / Mon: for made
IRQ / SIRQ	0x18	IRQ mode / Mon: for myde
FIQ	0x1C	FIQ mode Mon. for muste
SMI _	Ox 20	andervale Monta many

F314

Monitor

Secure

Peset	VMO
Wholes	VMI
SWI	VM2
Prefetch about	VM3
Data abort	VM4
IRQ/SIRQ	VMS
FIQ	VM6
SMI	VM7

Non-Secure

Reset	150
Wholet	VSI
SWI	<b>VS2</b>
Protetch about	<b>V</b> S3
Data abort	754
IRQ/SIRQ	5
FIQ	VS6
SMI	<b>VS7</b>

Reiset	くろいる
though	VNSI
SWI	VNS2
Protetch about	VN53
Data about	VN54
IRQ/SIRQ	VNSS
FIQ	** VNS6
SMI	VNS7

Fig. 15

CP15 Monitor Trap Mask Register

world exception

0	١	. \	1	. 1	0	l
SMI	SWI	Profetch Abort	Data Abort	IRQ	FIRE	FIQ


₩


1= Mon(S)

0 = NS

OR via translusire/external

Fig. 16.









Fig. 19






FIGURE 21

User	System	Supervisor	Abort	Undefined	Interrupt	Fast Interrupt
R0	R0	R0	R0	R0	R0	R0
R1	R1	R1	R1	R1	R1	R1
R2	R2	R2	R2	R2	R2	R2
R3	R3	R3	R3	R3	R3	R3
R4	R4	R4	R4	R4	R4	R4
R5	R5	R5	R5	R5	R5	R5
R6	R6	R6	R6	R6	R6	R6
R7	R7	R7	R7	R7	R7	R7
R8	R8	R8	R8	R8	R8	R8_fiq
R9	R9	R9	R9	R9	R9	R9_fiq
R10	R10	R10	R10	R10	R10	R10_fiq
R11	R11	R11	R11	R11	R11	R11_fiq
R12	R12	R12	R12	R12	R12	R12_fiq
R13	R13	R13 BUC	R13 abl	R13_und	R13_irq	R13_fiq
R14	R14	X14 SVG	RM_sbt	R14_und	R14_irq	R14_fiq
PC	PC	PC	PC	PC	PC	PC

Monitor
R0
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13_mon
R14_mon
PC

CPSR	CPSR	CPSR	CPSR	CPSR	CPSR	CPSR
9. 0	1	SPSR svc	SPSR_abt	SPSR_und	SPSR_irq	SPSR_fiq

CPSR SPSR\_mon

FIGURE 22






FIGURE 23



ARM

5=1

1-1g. 24



1-is. 25







fig. 26










Fig. 30




Fig. 31


26/64 Monitor Non-Secure NSB

Lig. 32


Mon: tor Non-secure 工+2 hadler Close Stub Int1 / handler

Fig 33

	28/64	
Interript Type/Priority	Hondled S	
2	S NS	
4	NS/S NS	no Sonly hordlers hower than
6	NS/S	NS hadler
7	NS :	e e
•		



F16.35



F16.36







FIG. 37




F16.38





F16.40



F16-41





FIG. 42









FIG. 44





F16.45



F16.46










FIG. 49

PHYSICAL ADDRESS SPACE




FIG SOA




FIG 508




FIG SI






FIG 52





١,




FIG 55






FIG 56



F16 57



Done by cache

FIG 58

	How to program?	How to enter?	Entry mode
Method of entry Breakpoint hits	Debug TAP or software (CP14)	Program breakpoint register and/or context-ID register and comparisons succeed with Instruction Address and/or CP15 Context ID ( <sup>2</sup> ).	Halt/monitor
Software breakpoint instruction	Put a BKPT instruction into scan chain 4 (Instruction Transfer Register) through Debug TAP or Use BKPT instruction directly in	BKPT instruction must reach execution stage.	Halt/monitor
Vector trap breakpoint	the code.  Debug TAP	Program vector trap register and address matches.	Halt/monitor
Watchpoint hits	Debug TAP or software (CP14)	Program watchpoint register and/or context-ID register and comparisons succeed with Instruction Address and/or CP15 Context ID (2).	Halt/monitor
I debug roquest	Debug TAP	Halt instruction has been scanned in.	Halt
Int mal debug request  External debug request	Not applicable	EDBGRQ input pin is asserted.	Halt

<sup>(1):</sup> In monitor mode, breakpoints and watchpoints cannot be data-dependent.

Figure


<sup>(</sup>²): The cores have support for thread-aware breakpoints and watchpoints in order to able to able secure debug on some particular threads.

Name	Meaning	Reset value	Access	Inserted in scan chain for test
Monitor mode enable bit	0: halt mode 1: monitor mode	1	R/W by programming the ICE by the JTAG (scan1)  R/W by using MRC/MCR instruction (CP14)	yes
Secure debug enable bit	0: debug in non- secure world only. 1: debug in secure world and non- secure world	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode)  In Debug halt mode: No access – MCR/MRC instructions have any effect.  (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure trace enable bit	0: ETM is enabled in non-secure world only. 1: ETM is enabled in secure world and non-secure world	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode)  In Debug halt mode: No access – MCR/MRC instructions have any effect.  (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure user- mode enable bit	0: debug is not possible in secure user mode 1: debug is possible in secure user mode	1	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode)  In Debug halt mode: No access – MCR/MRC instructions have any effect.  (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure thread-aware enable bit	0: debug is not possible for a particular thread 1: debug is possible for a particular thread	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode)  In Debug halt mode: No access – MCR/MRC instructions have any effect.  (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no

**Function Table** 

D	CK	Q[n+1]
0	\	0
1		1
x	/	Q[n]

Logic Symbol



### FIGURE 62

**Function Table** 

D <sub>.</sub>	SI	SE	CK	Q[n+1]
0	x	0		0
1	X	0		1
x	x	X		Q[n]
X	0	1	\	0 ,
X	1	1		1

#### Logic Symbol




figure 63




FIGURE 64




figure 65.




FIGURE 66A




FIGURE 66 B




Figure 67

CP14 bits in Debug and Status Control register		ontrol register	
Secure debug enable bit	Secure user-mode debug enable bit	Secure thread-aware debug enable bit	meaning
0	х	X	No intrusive debug in entire secure world is possible. Any debug request, breakpoints, watchpoints, and other mechanism to enter debug state are ignored in entire secure world.
1	0	Х	Debug in entire secure world is possible
1	1	0	Debug in secure user-mode only. Any debug request, breakpoints, watchpoints, and other mechanism to enter debug state are taken into account in user mode only. (Breakpoints and watchpoints linked or not to a thread ID are taken into account). Access in debug is restricted to what secure user can have access to.
1	1	1	Debug is possible only in some particular threads. In that case only thread-aware breakpoints and watchpoints linked to a thread ID are taken into account to enter debug state. Each thread can moreover debug its own code, and only its own code.

## Figure 69A

CP14 bits in Debug and Status Control register				
Secure trace enable bit	Secure user-mode debug enable bit	Secure thread-aware debug enable bit	meaning	
0	0 X No observable debug in entire secure Trace module (ETM) must not tr		No observable debug in entire secure world is possible. Trace module (ETM) must not trace internal core activity.	
1	0	X	Trace in entire secure world is possible	
1	1	0	Trace is possible when the core is in secure user-mode only.	
1	1	1	Trace is possible only when the core is executing some particular threads in secure user mode. Particular hardware must be dedicated for this, or re-use breakpoint register pair: Context ID match must enable trace instead of entering debug state.	

Figure 69B

Program	Debug	
Α	・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・	
В		
A	· ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・	
В		

Figure 70

Method of entry	Entry when in non-secure world	entry when in secure world
Breakpoint hits	Non-secure prefetch abort handler	
Software breakpoint instruction		secure prefetch abort handler
Vector trap breakpoint	Disabled for non-secure data abort and non-secure prefetch abort	Disabled for secure data abort and secure prefetch abort exceptions (1). For other exceptions, secure prefetch abort.
Watchpoint hits	Non-secure data abort handler	secure data abort handler
Internal debug request		debug state in halt mode
External debug request		debug state in halt mode

- (i) see in Comanon on vector trap register, .
- (2) Note that when external or internal debug request is asserted, the core enters halt mode and not monitor mode.

#### Figure 71A

Method of entry	Entry in non-secure world	entry in secure world
Breakpoint hits	Non-secure prefetch abort handler	breakpointignored
Software breakpoint instruction	Non-secure prefetch abort handler	instruction ignored (1)
Vector trap breakpoint	Disabled for non-secure data abort and	breakpoint ignored
	non-secure prefetch abort interruptions.	
	For others interruption non-secure prefetch	<b>公司的基本的</b>
	abort.	CONTRACTOR STREET
Watchpoint hits	Non-secure data abort handler	watchpoint ignored:
Internal debug request		request ignored
External debug request		request ignored
Debug re-entry from system	not applicable	notamble fale
speed access		

<sup>(1)</sup> As substitution of BKPT instruction in secure world from non-secure world is not possible, non-secure abort must handle the violation.

Figure 718